The model is valid for up to three layers of metallisation (i.e., metal connector paths on the semiconductor die).