In the Layout area of the Image tab, select the layers to compare within PCB layout designs. Each layer specified includes all sublayers within that layer. The comparison is performed one sublayer at a time. RefDes and pin sublayers are always excluded. Miscellaneous Layers compares the global layer with the exception of redlines, logical connections, scheduled connections, and reader ID.