Displaying and Blanking the Design Model or Scan Set
You can selectively display or blank the design model or any of the scan sets in a Verification assembly by placing them on layers. The usual rules for displaying or blanking layers in assemblies then apply.